Power Matters Understanding the Criticality of Stencil Aperture Design and Implementation for a QFN Package Larry Bright & Greg Caswell November 2013
Agenda Overview Problem Description Analysis Stencil Design Addressing Manufacturing Yields Improving Reliability PCB and Stencil Recommendations Discussion Conclusion 2
Overview 164 pin Dual Row QFN 13x13 This presentation will focus on the package in the center of the board Manufacturing yields and reliability concerns will be specifically discussed 3
Problem Description Customer complaining of low manufacturing yields, primarily due to shorts The figure below shows inner pin shorts Other boards showed out pin shorts as well Bridging (shorts) between pins 4
Analysis Initial evaluation on the package itself Package warpage measurements Limited data on Customer board design Cross Sectional analysis performed to determine Extent and location of shorts Via structure and solder escape paths Standoff height MSC Bond-line profile - Top Customer Bond-line profile - Top 3.00 3.00 2.50 2.50 2.00 2.00 1.502.46 1.00 2.30 1.66 1.53 1.64 2.03 2.16 1.50 1.00 2.05 1.91 1.46 1.34 1.64 2.16 2.30 0.50 Outer Inner Thermal Thermal Thermal Inner Outer 0.50 Outer Inner Thermal Thermal Thermal Inner Outer 5
Package Analysis TherMoiré tool used to measure warpage across 30 C to 260 C Sample Size; 3 Pre Bake; 125 C Convex/Concave 6
Package Analysis Package warpage measurements Package within 50um spec across temperature 7
Cross-Sectional Analysis Bridging across outer leads causing shorts Bridging was identified in five locations (fours sets of bridged leads) see red arrows and numbers 8
Cross-Sectional Analysis No solder wicking into the Thermal Vias Supposition is that the QFN reached reflow temperature before the PCB Thermal via holes ~19mils (larger then desired) No indication of any via filled material No tenting at bottom or top 9
Cross-Sectional Analysis Bond line thickness measurements Thermal pad standoff ~29um (1.14 mils) Not meeting IPC target of 2.5-3.0 mils Data shows package concave profile Center Cross Sections (Thermal Pad and 2 Leads) Bond-line Thickness Measurements Board ID Part ID Left Lead (Outer) Left Lead (Inner) Thermal Pad Right Lead (Inner) Right Lead (Outer) Manufacturing A24 1.73 1.38 1.14 1.46 1.65 Manufacturing A21 1.65 1.54 1.10 1.34 1.54 Evaluation U2 2.20 N/A 1.30 N/A 2.28 10
Stencil Design Evaluation Customer Stencil Design Customer Thermal Pad Design Only allows 34% solder coverage We recommend a more traditional pattern as show below Target solder coverage is 65-85% Minimal 6mil spacing between print areas 11
Stencil Design Evaluation Stencil Comparison The top-left column is our stencil design The bottom-left is an over lay of the Engineering board with our stencil design The top-right column is the Customer stencil design The bottom-right is an over lay of the Engineering board with the Customer stencil design This clearly shows the excess solder we have calculated and are seeing on the actual boards 12
Stencil Design Evaluation Customer Stencil Overlay Close up Paste is yellow, copper is Red 1.0mm aperture Length 0.70mm Cu Pad Length 36% Coverage 0.50mm aperture Length 0.45mm Cu Pad Length 0.20mm aperture Width 0.22mm aperture Width 0.25mm Cu Pad Width 0.25mm Cu Pad Width 13
Stencil Design Evaluation Customer aperture shape oval vs. bullet shape Potential for more solder to Short to adjacent pins NOTE: Oval within the bullet shape 14
Addressing Manufacturing Yields Thermal Pad X-Rays Shows Concerns regarding Thermal Pad coverage not an issue No Solder in Thermal Vias Customer Stencil 36% Coverage Our Stencil 78% Coverage No Solder in Thermal Vias No Bridging or Voids on either board Solder in Thermal Vias 15
Addressing Manufacturing Yields More X-Rays; Titled Axis MSC Stencil MSC Stencil MSC Stencil Customer Stencil Customer Stencil Customer Stencil 16
Addressing Manufacturing Yields Testing Stencil Designs Our Stencil X-Ray images show very clean solder coverage with no bridging across any of the pads Customer Stencil Excess solder (heel) Our Stencil Testing Stencil Designs Customer Stencil Note extra heel of excess solder due to aperture opening too large for copper pad 17
Addressing Manufacturing Yields Top View Our stencil Much more copper visible Customer Stencil Our Stencil Top View Customer stencil Much more solder on copper pads 18
Addressing Manufacturing Yields Top View High Mag. 50x Customer Stencil Solder paste residual after cleaning Alternating Inner and Outer Pins MSC Stencil Very clean solder joint and cu pad Alternating Inner and Outer Pins 19
Addressing Manufacturing Yields Edge View Customer Stencil Inner Pins Outer Pins Alternating Inner and Outer Pins MSC Stencil Inner Pins Outer Pins Alternating Inner and Outer Pins 20
Addressing Manufacturing Yields Edge View High Mag. 50x Customer Stencil Inner Pins Outer Pins Alternating Inner and Outer Pins MSC Stencil Inner Pins Outer Pins Alternating Inner and Outer Pins 21
Addressing Manufacturing Yields Preparing additional Cross Sections Recommend 7 data points per line; Outer, Inner, Thermal (Left, Center, Right,) Inner, Outer 22
Addressing Manufacturing Yields Cross Section Customer Standoff Detail Location 15 52.10 um Location 16 48.63 um Location 17 37.05 um Location 18 34.15 um Location 19 41.68 um Location 20 54.99 um Location 21 58.47 um Location 8 43.99 um Location 9 41.68 um Location 10 30.10 um Location 11 28.94 um Location 12 35.89 um Location 13 49.20 um Location 14 53.26 um Location 1 51.52 um Location 2 49.20 um Location 3 37.63 um Location 4 35.89 um Location 5 41.10 um Location 6 56.15 um Location 7 59.04 um 23
Discussion Stencil DOE Assessment The board with 78% coverage has voiding in a random pattern and shows that 8 of the 12 vias have some measure of solder in the holes MSC There is little push out on the I/O joints in the cross sections indicating that the overall volume of paste there is on target. Note bulbous joints on the I/O pads indicating that the part again was pulled down by the thermal pad and the paste was pushed out on the I/Os MSC Cust MSC CUST 24
Discussion Stencil DOE Assessment continued The volume of paste in the vias indicates that this reflow profile brings the PCB to temp just prior to the QFN. This is what I would expect of a reflow profile SMTA journal indicates several benefits to using a crosshatch pattern thermal pad. Helps avoid depositing solder directly over thermal vias Allows excellent escape paths for volatiles 25
Improving Reliability Further Studies The next set of evaluations involved gathering IPC9701 data (Performance Test Methods and Qualification Requirements for Surface Mount Solder) Twelve reliability boards were used Three (3) Type-7 plugged vias using MSC stencil Three (3) open vias using MSC stencil Three (3) Type-7 plugged vias using hybrid stencil Three (3) open vias using hybrid stencil Four (4) boards (2 each) subjected to Temp Cycle One each to be cross sectioned; total 4 boards Serialized-Daisy Chain packages with Shodowmorie test will be used 26
Improving Reliability Ensure use condition exceeds expected life 27
Improving Reliability DfR 4 Open Vias- Middle (Bd 1-U12) Hybrid 25 Open Vias- Middle (Bd 7-U5) 4.00 4.00 3.50 3.00 2.50-33% Slope or 0.87 drop 3.50 3.00 2.50-66% Slope or 0.96 drop 2.003.51 3.33 3.26 3.42 2.85 2.89 1.50 2.64 1.00 0.50 Outer Inner Thermal Thermal Thermal Inner Outer 2.00 1.50 2.16 2.32 2.42 2.01 1.75 1.82 1.00 1.46 0.50 Outer Inner Thermal Thermal Thermal Inner Outer DfR 4 Filled Vias- Middle (Bd 2-U7) Hybrid 25 Filled Vias- Middle (Bd 8-U5) 4.00 3.50-37% Slope or 1.09 drop 4.00 3.50-45% Slope or 1.28 drop 3.00 3.00 2.50 4.06 2.00 1.50 3.76 3.40 2.96 3.10 3.49 3.60 2.50 2.003.37 1.50 3.17 2.83 2.92 3.46 3.90 4.10 1.00 1.00 0.50 Outer Inner Thermal Thermal Thermal Inner Outer 0.50 Outer Inner Thermal Thermal Thermal Inner Outer 28
Recommendations PCB The lower number of vias the better Smaller Thermal via drill holes (8-10mil is better than 17-19mils) Smaller outer pads (0.5) and/or cover edge with solder mask Filled vias or place the vias in the streets between the print zones, if possible 29
Recommendations Stencil Minimum of 5mil (0.12mm) Laser Cut Stencil with electropolished aperture walls Based on a copper pad 0.25x0.70mm outer and 0.25x0.45mm inner the recommended aperture configuration is 0.25x0.50mm outer and 0.25x0.45mm inner. Use oval shape to get optimum paste release and minimize clogging Use a stainless steel squeegee applied at 45-60ºangle. Squeegee speed must be reduced to fill the aperture during print cycle Thermal pad coverage needs to target 65-85% coverage to achieve 2.5-3.0 stand-off, using a 3x3 array with each opening noted herein 30
Conclusion The customer approached Microsemi with a board-level manufacturing yield issue The data supports that adjusting the stencil apertures on the I/O s help address the issues with shorts However, there are many other process variobale that also need to be control The data shows that proper thermal pad stencil design can achieve the desired standoff height to achieve high reliability 31
Thank You! Questions? Larry Bright@ 512-228-5600 32